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Abstract: Computation lithography is enabled by a combination
of physical understanding, mathematical abstraction, and implementa-
tion simplification. An application in the virtual world of computation
lithography can be a virtual reality or a virtual virtuality depending
on its engineering sensible-ness and technical feasibility. Examples under
consideration include design-for-manufacturability and inverse lithography.
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1. Introduction
The current prevalence of computation lithography traces its root to the 1970s, when it was
discovered that photoresist dissolution can be modeled as a surface etching phenomena, with
the etch rate dependent on the state of photochemistry rather than the manner in which the
resist was exposed [1, 2]. However, it has taken some time before lithography simulation, the
precursor of computation lithography, establishes its present-day credibility. (For readers in-
terested in the history of lithography simulation, they are referred to the articles by Dill [3],
Mack [4], and Neureuther [5], which consider it from a few points of view.) Even as late as the
1980s lithography simulation was still labeled by some as “Yesterday’s technology simulated
tomorrow” [5].
Nevertheless, the 1970s and 1980s was a germinating period for lithography simulation;
many fundamental algorithms were developed. Computation of partially coherent imaging was
placed on a firm foundation [6], permitting accurate simulation of projection printing in the
regime where neither the relationship between mask and intensity nor that between objects and
image-plane field is linear. A variety of techniques, including the waveguide method [7, 8],
and finite-element [9, 10] and finite-difference approaches [11, 12], were developed to ex-
amine scattering and diffraction of light propagation through mask openings. Resist devel-
opment modeling, which had been plagued by looping instability in which surfaces of dis-
solved materials curve back onto itself [13], was properly handled by the fast-marching level-set
method [14, 13].
These algorithms enhanced a lithographer’s arsenal of tools, complementing empirical data
supplied by wafer exposures. With exponential improvement in computer speed and rising
equipment cost, simulation imperceptibly assumed an ever-increasing role in lithography pro-
cess development. During the 1970s and 1980s, however, algorithm performance still restricted
analysis to dimensions on the order of a feature size.
Adoption of optical proximity correction (OPC) in the 1990s triggered further innova-
tion. Success of rule-based OPC [15, 16] quickly translated to a demand for model-based
OPC [17, 18, 19, 20], which clamored full-chip image computation capabilities. Coherent de-
composition [21, 22, 23] was equal to the challenge. By approximating a partially coherent
optical system as a weighted collection of coherent systems, computation complexity was re-
duced by orders of magnitude.
2. Ingredients of computation lithography
Model-based OPC is an epitome of computation lithography, which can be defined as the use
of computer algorithms in lithography-related integrated circuit (IC) development. The basic
components of a computation lithography application are
1. specifications;
2. physical understanding;
3. mathematical abstraction; and
4. implementation simplification.
Let us illustrate these aspects using full-chip image computation as an example.
2.1. Specifications
The goal of full-chip image computation is to calculate the image intensities at select locations
(or critical dimensions of select features) on a design quickly and accurately. Depending on
the application, “quickly” and “accurately” are specified by concrete numbers such as 1 s per
intensity value and 1 nm maximum deviation from empirical calibration data.
2.2. Physical understanding
In order to compute an image, a comprehension of image formulation principles is necessary.
From an understanding of light diffraction, the physics of a projection microlithography system
can be distilled, as illustrated in Fig. 1 [24, 25]. A quasi-monochromatic light source of mean
wavelength λ illuminates the reticle via the condenser lens L1. In conjunction with L1, the lens






















Fig. 1. Illustration of a projection microlithography exposure system [26].
L2 forms an image of the source in the pupil. This lens L2 performs a Fourier transform of
the object such that the field across the pupil plane is the spectrum of the object. Low-spatial-
frequency components pass closer to the center of the pupil, and higher-frequency components
are nearer to the periphery of the pupil. The highest frequencies are cut off by the pupil. The
lens L3 forms the image by combining the filtered frequency components.
2.3. Mathematical abstraction
Before an algorithm for image computation can be formulated, operation of the exposure sys-















o− x′′o ,y′o− y′′o)H(x′o,y′o)H∗(x′′o ,y′′o),
J(x′o− x′′o ,y′o− y′′o) is the mutual intensity,
H(x,y) is the optical system transfer function,
O(x,y) is the mask transmittance,
and the asterisk ∗ represents complex conjugation. Equation (1) says that the image intensity
at (x,y) can be interpreted as the weighted sum (w) of contributions from neighboring objects
O(x′o,y′o) and O(x′′o ,y′′o).
2.4. Implementation simplification
Computation complexity of Eq. (1) is high because of the four-fold integral. To improve effi-
ciency, the function w can be decomposed into a series of its eigenvectors ϕk and corresponding




















For typical exposure systems, the magnitudes of a few eigenvalues are much larger than the










Although Eq. (2) reduces the four-fold integral of Eq. (1) to K two-dimensional convolutions,
computation complexity is still high. Nevertheless, for layouts that can be decomposed exclu-
sively into rectangles, we can represent each rectangle as the sum of four quadrant functions
Q(x,y) =
{









Q(x− x(n)1 ,y− y(n)1 )−Q(x− x(n)2 ,y− y(n)1 )+
Q(x− x(n)2 ,y− y(n)2 )−Q(x− x(n)1 ,y− y(n)2 )
]
,
where N is the total number of rectangles, the superscript (n) indexes the rectangular shapes,
and t(n)fg represents the transmittance of the n
th shape [22, 23]. Substituting the above expression









ψk(x− x(n)1 ,y− y(n)1 )−ψk(x− x(n)2 ,y− y(n)1 )+






is the convolution of the quadrant function with the kth eigenvector scaled by the eigenvalue.
Since the functions ψk(x,y) are independent of the object, they can be precomputed and stored.
Image calculation hence becomes an addition operation, improving computation efficiency
tremendously.
3. Virtual reality and virtual virtuality
In the virtual world of computation lithography, virtual realities are those applications that
perform useful service for IC development. They are tools characterized by
1. specifications that make engineering sense, and
2. performance (based on physical understanding, mathematical abstraction, and implemen-
tation simplification) that meets the specification targets.
Virtual virtualities, on the other hand, are algorithms that fall short of one or both of the two
criteria. That model-based OPC and post-OPC verification [28, 29] are virtual realities there is
little doubt; they are incumbents in a standard production flow. But it is of interest to examine
the degree of reality of a few applications at the fringe.
3.1. Physical DFM
Physical design-for-manufacturability (DFM) refers to remedying weaknesses in a physical de-
sign [30]. It comprises finding hotspots by model-based verification, and fixing them by poly-
gon movements. Since these two steps are rather straightforward, there is little implementation
difficulty. The issue lies with specifications.
During the hotspot analysis stage in physical DFM, it is sometimes impractical, for turn-
around or for accessibility reasons, to apply the same algorithm as the one used for sign-off
verification. Differences between the DFM and the sign-off algorithms would result in hotspot
discrepancy, leading to imperfect accuracy such as misses (hotspots not being remedied) and
extraneous fixing (repairing of non-hotspots). The achievable accuracy depends on algorithm
precision.
For example, suppose we conduct two hotspot analyses, the first one termed reference and
the second trial. We can define the hotspot matching rate as
Pmatching =
number of common hotspots
number of hotspots in reference
and the extra hotspot rate as
Pextra =
number of trial hotspots not in reference
number of hotspots in reference
.
The missing hotspot probability is then
Pmissing = 1−Pmatching.
With a critical dimension simulation variability of 5% (1σ ) of the hotspot threshold for both
simulators, it is computed that Pmatching = 73.4% and Pmissing = Pextra = 26.6% respec-
tively [31]. In addition, if we want to increase the matching rate by raising the trial threshold,
the tradeoff is a significantly higher extra rate [31]. Thus, more stringent accuracy specifications
than such theoretical bounds are unrealistic.
3.2. Electrical DFM
From a full-chip image lithography contours can be derived. By employing a suitable wire delay
or transistor model such as BSIM [32], electrical performance can be calculated and fed back
for OPC or layout enhancement. Such electrical DFM approach was shown to be viable from
the computational standpoint [33].
Specifications for these applications, however, must consider all factors that significantly af-
fect electrical behavior. An example is the possible interaction between corner-rounding effects
and oxidation-induced stress effects. Should stress effects be found to be of higher relative
importance, contour-to-electrical DFM may not make full engineering sense.
3.3. Inverse lithography
Inverse lithography aims to derive the optimal mask given a desired image [34, 35]. Since
the synthesized mask is unconstrained by the topology of the original physical design, in-
verse lithography promises to deliver superior performance over existing model-based OPC
approaches. The specifications of inverse lithography make engineering sense, for they are es-
sentially those of OPC’s.
However, current performance still falls short, primarily because of the lack of a mathe-
matical description for mask regularization [36] that provides suitable control of lithography
robustness and mask manufacturability. We illustrate this with two ways of computing a binary
(a) target pattern (b) mask
(c) output aerial image (d) output at 160 nm defocus
Fig. 2. An example of inverse lithography with no regularization.
mask. Mathematically, the pixels of the mask can take on two possible values, namely {0,1}.
Assume we use a “sigmoid” function to approximate resist effect (where the variable a adjusts
the contrast, and tr represents the threshold) [36], we find an optimal mask by minimizing the
mean square error (MSE), i.e.












where O(x,y) is the mask transmittance, Oopt(x,y) is the optimal mask, Iˆ(x,y) is the desired
circuit pattern, and H(x,y) is the optical transfer function (OTF) of the imaging system. Eq. (4)
can be considered an unconstrained optimization. Fig. 2 shows an example of this computation.
The target pattern is given in (a), and the unconstrained mask design is given in (b). The output
aerial image is given in (c). By thresholding this image, we can obtain a binary circuit pattern
that is very close to the target pattern. However, this design has a problem if the imaging pa-
rameter is not accurate. Consider, in particular, that the imaging system has 160 nm defocus.
As shown in (d), the aerial image has the two rectangles merged together, and no thresholding
can bring the pattern close to the original design.
On the other hand, we can specifically design our mask to be robust against focus vari-
ation. The full detail of the derivation is presented at [37], which is summarized below.
Assume β is a Gaussian distributed focus error. We can append the quadratic phase factor
exp
{− jpi( f 2 +g2)β} to the Fourier transform of H(x,y), and optimize instead














(a) target pattern (b) mask
(c) output aerial image (d) output at 160 nm defocus
Fig. 3. An example of inverse lithography designed for robustness against defocus.
where Eβ denotes expectation over the variable β . We call this a mask design regularized for
robustness against focus variation. Note that the regularization is achieved implicitly rather
than with an explicit penalty term, as in a typical image reconstruction and restoration algo-
rithm [38]. Fig. 3 shows the mask design for the same pattern as before, but using this new
methodology. We can see in (b) that the resulting mask design is very different from that in
Fig. 2. It is, in fact, closer to what we normally expect with OPC. In (c), the output aerial image
at nominal focus value is good in the sense that proper thresholding would result in a pattern as
designed. Furthermore, it has sharper edges, making it a more robust design. In particular, as
shown in (d), the design is still useful even at 160 nm defocus, as we can still separate the two
rectangles by thresholding at around 0.5.
The above illustrates the dilemma in inverse lithography: On one hand, the flexibility of
mask design leads to the potential of better solutions, yet on the other hand, proper control is
necessary to make the mask more robust. Another important point to note is that both Fig. 2(b)
and Fig. 3(b) do not represent very good designs in terms of mask manufacturability. To improve
on this, one either needs to impose further constraints during the optimization process, or attach
a postprocessing to the mask designs to make them more manufacturable. Both are still open
problems to be solved for inverse lithography. In a similar manner, determining printability of a
layout using a generic model [39] is hindered by deficiency of the mask model, and concurrent
source-mask optimization [40] needs to resolve both mask and source regularization issues.
4. Remarks
If we consider a plane with the x-axis denoting the degree of engineering sensible-ness and the
y-axis representing performance requirement (defined by some combination of turn-around,
accuracy, and precision metrics), we can demarcate the plane into two areas. The one to the
lower-right of the dividing line is the realm of virtual reality, while the region to the upper-left
is the region of virtual virtuality. Applications can be placed onto this plane according to their
Fig. 4. The reality-virtuality space of computation lithography (not to scale).
degrees of reality, as illustrated in Fig. 4.
With algorithmic innovation and increased parallelization, the boundary between reality and
virtuality will evolve, and the markers also travel on their own trajectories. Today’s virtual-
ity can become tomorrow’s reality. For example, we put “double patterning” in the realm of
virtuality, primarily because of its performance requirement. While there are currently device
makers using double patterning technology to manufacture electronics devices, particularly
memory devices, our view is that it is still not quite ready for full-scale manufacturing with
all the necessary infrastructure: Electronic design automation software that performs seam-
less decomposition of physical designs, and manufacturing tools and processes that deliver the
needed throughput and critical dimension or overlay control. However, it is getting close (see,
for example, the January–March 2009 issue in Journal of Micro/Nanolithography, MEMS, and
MOEMS with a special section on double-patterning lithography [41]).
Indeed, for something to be a reality, both engineering specifications need to make sense and
the performance needs to meet the specifications. For applications such as double patterning
and inverse lithography, the performance still needs improvement. For other applications such
as physical DFM, the specifications may need to be revised, such as giving up on the 100%
hotspot fixing requirement.
Simultaneously, with enhancements in our understanding and as requirements scale with
technology, the markers may also travel in the reverse direction. For example, lithography
model accuracy needs to improve with decreasing critical dimension, pushing the “model-based
OPC” marker upwards in the graph. Today’s reality may become tomorrow’s virtuality.
For computation lithographers, the goals are to enlarge the virtual reality region and to push
the markers towards the lower-right. In this regard, applications on the right side of Fig. 4
around the reality envelope deserve special attention.
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